Improving energy efficiency of Embedded DRAM Caches for High-end Computing Systems

Conference/Journal
ACM
Authors
Sparsh Mittal Jeffrey S Vetter Dong Li
BibTex
Abstract
Abstract The number of cores in a single chip in the nodes of high-end computing systems is on rise, due, in part, to a number of constraints, such as power consumption. With this, the size of the last level cache (LLC) has also increased significantly. Since LLCs built with SRAM consume high leakage power, power consumption of LLCs is becoming a significant fraction of processor power consumption. To address this issue, researchers have used embedded DRAM (eDRAM) LLCs which consume low leakage power. However, eDRAM ...